NOT, AND, OR, NAND and NOR Gates
 

NOT, AND, OR, NAND and NOR Gates problem 18


The diagram shows a combination of logic gates.




Input P is at a logic state 0 (low) and input Q is at a logic state 1 (high). What are the logic states at output X and at output Y?



 

main author and content editor: Jamiu Amusa